Sign In to Follow Application
View All Documents & Correspondence

System And Method For Time Based Power Sharing

Abstract: The present disclosure provides a system (124) and a method for time-based power sharing. The system (124) determines one or more connected ports among one or more ports (102-A, 102-B…102-N) based on detection of a minimum voltage across the one or more connected ports. The system (124) determines a priority list of ports among the one or more connected ports. The system (124) determines if a predetermined voltage is detected across the priority list of ports. The system (124), in response to a positive determination, enables a Power Service Equipment (PSE) port among the priority list of ports and powers a remote device through the PSE port for a predetermined period. The system (124) sequentially activates one or more priority ports among the priority list of ports.

Get Free WhatsApp Updates!
Notices, Deadlines & Correspondence

Patent Information

Application #
Filing Date
04 April 2024
Publication Number
41/2025
Publication Type
INA
Invention Field
ELECTRICAL
Status
Email
Parent Application

Applicants

JIO PLATFORMS LIMITED
Office-101, Saffron, Nr. Centre Point, Panchwati 5 Rasta, Ambawadi, Ahmedabad - 380006, Gujarat, India.

Inventors

1. ROY, Anjan
B103, Cloud 36, Sector 11, Ghansoli, Navi Mumbai – 400701, Maharashtra, India.
2. THATE, Nilesh
T3-504, Marigold, Runwal Garden City, Balkum, Thane – 400608, Maharashtra, India.
3. ACHARYA, Yatin
301 Vrindavan Apartment, Prabhat Road Lane 14, Erandwane, Pune – 411004, Maharashtra, India.

Specification

Description:RESERVATION OF RIGHTS
[0001] A portion of the disclosure of this patent document contains material, which is subject to intellectual property rights such as but are not limited to, copyright, design, trademark, integrated circuit (IC) layout design, and/or trade dress protection, belonging to Jio Platforms Limited (JPL) or its affiliates (hereinafter referred as owner). The owner has no objection to the facsimile reproduction by anyone of the patent document or the patent disclosure, as it appears in the Patent and Trademark Office patent files or records, but otherwise reserves all rights whatsoever. All rights to such intellectual property are fully reserved by the owner.

FIELD OF INVENTION
[0002] The embodiments of the present disclosure generally relate to systems and methods for fixed wireless access points. More particularly, the present disclosure relates to a system and a method for time-based power sharing for reverse powered Power over Ethernet (PoE) inputs.

BACKGROUND OF THE INVENTION
[0003] The following description of the related art is intended to provide background information pertaining to the field of the disclosure. This section may include certain aspects of the art that may be related to various features of the present disclosure. However, it should be appreciated that this section is used only to enhance the understanding of the reader with respect to the present disclosure, and not as admission of the prior art.
[0004] With the advancement in technology and data requirements, advanced telecommunication equipment(s) are placed in an open terrestrial environment for better connectivity to core network/access points. These telecommunication instruments placed in an open environment require a power supply equipment to operate. Normally, plug points/sockets are unavailable in the open environment. The equipment placed in the open environment may provide connectivity to the customers. Conventional current sharing systems for powering telecommunication instruments require all the connected input ports of a Power over Ethernet (PoE) system to be at equal voltage level for simultaneous current sharing among connected users. As a result, all the ports with active inputs will be under operation and have higher power dissipation leading to higher thermal temperatures. Further, losses are higher with the current sharing system leading to an increase in thermal case temperatures of Integrated Chips (ICs) used in the PoE system. This may further lead to reduced life-time and reliability of the conventional current sharing systems.
[0005] Further, conventional systems bring all the connected input ports to an equal voltage for simultaneously sharing current among the connected users. This may be inefficient and add to a Bills of Material (BoM) cost. Conventional systems lead to higher losses as conversion of input voltage to a fixed output voltage requires use of switching regulators at all input ports, leading to an increase in cost of the overall current sharing system.
[0006] There is, therefore, a need in the art to provide a system and a method that can mitigate the problems associated with the prior arts.

OBJECTS OF THE INVENTION
[0007] Some of the objects of the present disclosure, which at least one embodiment herein satisfies are listed herein below.
[0008] It is an object of the present disclosure to provide a system and a method for time-based power sharing for reverse Power over Ethernet (PoE) inputs, where reverse power is taken in from connected ports of a Reverse Multi-Dwelling Unit (RMDU) and distributed among connected devices.
[0009] It is an object of the present disclosure to provide a system where power is taken from the connected ports and switched between the connected ports using a time-based approach to provide a fair share of power resource among the connected users.

SUMMARY
[0010] This section is provided to introduce certain objects and aspects of the present disclosure in a simplified form that are further described below in the detailed description. This summary is not intended to identify the key features or the scope of the claimed subject matter.
[0011] In an aspect, the present disclosure relates to a Power over Ethernet (PoE) switch system that includes one or more ports, where each of the one or more ports are adaptively configured to power on a remote device. The PoE switch system includes a processor, where a memory is operatively coupled with the processor. The memory stores instructions which, when executed by the processor, causes the processor to determine one or more connected ports among the one or more ports based on detection of a minimum voltage across the one or more connected ports. The processor determines a priority list of ports among the one or more connected ports. The processor determines if the predetermined voltage is detected across the priority list of ports. The processor, in response to a positive determination, enables a Power Service Equipment (PSE) port among the priority list of ports and powers the remote device through the PSE port for a predetermined period. The processor sequentially activates one or more priority ports among the priority list of ports.
[0012] In an embodiment, at least one switch may be configured with each of the one or more ports to sequentially activate the one or more priority ports among the priority list of ports.
[0013] In an embodiment, in response to a negative determination, the processor may simultaneously power the remote device through the one or more connected ports.
[0014] In an embodiment, the processor may determine if an Inter-Integrated Circuit (I2C) request is received from a central processing unit (CPU) upon completion of the activation of the one or more priority ports, and in response to a determination that the I2C request is received, process the I2C request.
[0015] In an embodiment, in response to a determination that the I2C request is not received, the processor may re-determine the one or more connected ports based on the detection of the minimum voltage across the one or more connected ports.
[0016] In an embodiment, the processor may utilize a capacitor bank for smooth transitioning to a next active priority port among the one or more priority ports and power the remote device during the transition.
[0017] In an embodiment, one or more diode bridges may be configured to work with any polarity of power input received from the one or more connected ports.
[0018] In an aspect, the present disclosure relates to a method for PoE switching. The method includes determining, by a processor, one or more connected ports among one or more ports based on detection of a minimum voltage across the one or more connected ports. The method includes determining, by the processor, a priority list of ports among the one or more connected ports by detecting a predetermined voltage across the one or more connected ports. The method includes enabling, in response to a positive determination, by the processor, a PSE port among the priority list of ports and powering the remote device through the PSE port for a predetermined period. The method includes sequentially activating, by the processor, one or more priority ports among the priority list of ports.
[0019] In an embodiment, the method may include simultaneously powering, by the processor, in response to a negative determination, the remote device through the one or more connected ports.
[0020] In an embodiment, the method may include determining, by the processor, if an I2C request is received from a CPU upon completion of the activation of the one or more priority ports, and in response to determining that the I2C request is received, processing, by the processor, the I2C request.
[0021] In an embodiment, the method may include re-determining, by the processor, in response to determining that the I2C request is not received, the one or more connected ports based on the detection of the minimum voltage across the one or more connected ports.
[0022] In an embodiment, the method may include utilizing, by the processor, a capacitor bank for transitioning to a next active priority port among the one or more priority ports and powering the remote device during the transition.
[0023] In an embodiment, one or more diode bridges may be configured to work with any polarity of power input received from the one or more connected ports.

BRIEF DESCRIPTION OF DRAWINGS
[0024] The accompanying drawings, which are incorporated herein, and constitute a part of this disclosure, illustrate exemplary embodiments of the disclosed methods and systems which like reference numerals refer to the same parts throughout the different drawings. Components in the drawings are not necessarily to scale, emphasis instead being placed upon clearly illustrating the principles of the present disclosure. Some drawings may indicate the components using block diagrams and may not represent the internal circuitry of each component. It will be appreciated by those skilled in the art that disclosure of such drawings includes the disclosure of electrical components, electronic components, or circuitry commonly used to implement such components.
[0025] FIG. 1 illustrates a block diagram representation (100) of a proposed system (124), in accordance with an embodiment of the present disclosure.
[0026] FIG. 2 illustrates an exemplary representation (200) of a proposed system (124), in accordance with an embodiment of the present disclosure.
[0027] FIG. 3 illustrates an exemplary flow diagram representation (300) of the proposed system (124), in accordance with an embodiment of the present disclosure.
[0028] FIG. 4 illustrates an exemplary computer system (400) in which or with which the proposed system (124) may be implemented, in accordance with an embodiment of the present disclosure.
[0029] The foregoing shall be more apparent from the following more detailed description of the disclosure.

BRIEF DESCRIPTION OF THE INVENTION
[0030] In the following description, for explanation, various specific details are outlined in order to provide a thorough understanding of embodiments of the present disclosure. It will be apparent, however, that embodiments of the present disclosure may be practiced without these specific details. Several features described hereafter can each be used independently of one another or with any combination of other features. An individual feature may not address all of the problems discussed above or might address only some of the problems discussed above. Some of the problems discussed above might not be fully addressed by any of the features described herein.
[0031] The ensuing description provides exemplary embodiments only and is not intended to limit the scope, applicability, or configuration of the disclosure. Rather, the ensuing description of the exemplary embodiments will provide those skilled in the art with an enabling description for implementing an exemplary embodiment. It should be understood that various changes may be made in the function and arrangement of elements without departing from the spirit and scope of the disclosure as set forth.
[0032] Specific details are given in the following description to provide a thorough understanding of the embodiments. However, it will be understood by one of ordinary skill in the art that the embodiments may be practiced without these specific details. For example, circuits, systems, networks, processes, and other components may be shown as components in block diagram form in order not to obscure the embodiments in unnecessary detail. In other instances, well-known circuits, processes, algorithms, structures, and techniques may be shown without unnecessary detail to avoid obscuring the embodiments.
[0033] Also, it is noted that individual embodiments may be described as a process that is depicted as a flowchart, a flow diagram, a data flow diagram, a structure diagram, or a block diagram. Although a flowchart may describe the operations as a sequential process, many of the operations can be performed in parallel or concurrently. In addition, the order of the operations may be re-arranged. A process is terminated when its operations are completed but could have additional steps not included in a figure. A process may correspond to a method, a function, a procedure, a subroutine, a subprogram, etc. When a process corresponds to a function, its termination can correspond to a return of the function to the calling function or the main function.
[0034] The word “exemplary” and/or “demonstrative” is used herein to mean serving as an example, instance, or illustration. For the avoidance of doubt, the subject matter disclosed herein is not limited by such examples. In addition, any aspect or design described herein as “exemplary” and/or “demonstrative” is not necessarily to be construed as preferred or advantageous over other aspects or designs, nor is it meant to preclude equivalent exemplary structures and techniques known to those of ordinary skill in the art. Furthermore, to the extent that the terms “includes,” “has,” “contains,” and other similar words are used in either the detailed description or the claims, such terms are intended to be inclusive like the term “comprising” as an open transition word without precluding any additional or other elements.
[0035] Reference throughout this specification to “one embodiment” or “an embodiment” or “an instance” or “one instance” means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment of the present disclosure. Thus, the appearances of the phrases “in one embodiment” or “in an embodiment” in various places throughout this specification are not necessarily all referring to the same embodiment. Furthermore, the particular features, structures, or characteristics may be combined in any suitable manner in one or more embodiments.
[0036] The terminology used herein is to describe particular embodiments only and is not intended to be limiting the disclosure. As used herein, the singular forms “a”, “an”, and “the” are intended to include the plural forms as well, unless the context indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof. As used herein, the term “and/or” includes any combinations of one or more of the associated listed items.
[0037] The present disclosure uses a RMDU (Reverse Multi-Dwelling Unit) for routing data packets from a telecommunication instrument to particular ports connected in a customer premises and provide the required power for the telecommunication instruments. A reverse powering mechanism in the RMDU, takes power in from the connected ports to power-up the telecommunication instruments via a Power-over-Ethernet (PoE) system. Time-based power sharing architecture has been implemented which provides time-based power sharing mechanism of power resource distribution among the connected ports.
[0038] The various embodiments throughout the disclosure will be explained in more detail with reference to FIGs. 1-4.
[0039] FIG. 1 illustrates a block diagram representation (100) of a proposed system (124), in accordance with an embodiment of the present disclosure.
[0040] In an embodiment, to connect users in a fixed broadband wireless access solution, an intermediary unit such as a Reverse Multi-Dwelling Unit (RMDU) is used. The RMDU routes data packets from an outdoor telecommunication unit to connected ports connected at the customer premises and provides the power required for the outdoor telecommunication unit to operate.
[0041] As illustrated in FIG. 1, in an embodiment, power is taken from the connected input ports/connected ports (102-A, 102-B…102-N) and switched between the input ports (102-A, 102-B…102-N) using a time-based approach to provide a fair share of power resource among the connected users. The block diagram as shown in FIG. 1 further represents a hardware implementation of time-based power sharing mechanism for power distribution.
[0042] In an example embodiment, as shown in FIG. 1, power may be taken through a standard RJ45 Ethernet cable using Power-over-Ethernet (PoE) technology. A direct current (DC) power is separated from one or more data lines using one or more center-taps of Ethernet magnetics. One or more diode bridges (104-A, 104-B…104-N) may be used to accommodate any modes of PoE power-pair input. The one or more diode bridges (104-A, 104-B…104-N) may be configured to work with any polarity of power input received from the one or more connected ports. A person skilled in the art may appreciate that RMDU may be referred as PoE switch system (124) or a system (124) throughout the disclosure. One or more voltage dividers (106-A, 106-B…106-N) is used with the system (124) for supplying equal voltages across one or more switches (108-A, 108-B…108-N).
[0043] In an embodiment, the system (124) may distinguish a connected port by detecting the voltage at that port. For a fair share of the power between the connected inputs, an auto time sharing logic may be implemented which may be controlled by a micro-controller/processor (202) using the one or more switches (108-A, 108-B…108-N) configured with each of the input ports (102-A, 102-B, 102-N). With the continuous monitoring of connected ports, power may be drawn from all the connected ports using a round-robin approach. At any instant the power may be drawn from any one port, and for the next time instant, power may be drawn from the next connected port.
[0044] In an embodiment, the system (124) may include one or more bulk capacitors/capacitor bank (110) for smooth transition of power during switch-over from one port to the other. A bleeder circuit (112) may be implemented with the one or more bulk capacitors (110) to dissipate the charge stored in the bulk capacitors during any power outage. An output generated through the switching of the connected ports may be fed to a switching converter (114) for a stabilized 54V±1% output. The switching converter (114) may include a Buck Boost DC to DC convertor. The output may be further provided to a Power sourcing Equipment (PSE) output port (116) for the outdoor telecommunication equipment to operate using the PoE technology via a PSE switch (118).
[0045] In an embodiment, the system (124) may determine one or more connected ports among the one or more ports (102-A, 102-B, 102-N) based on detection of a minimum voltage across the one or more connected ports. At least one switch among the one or more switches (108-A, 108-B, 108-N) may be configured with each of the one or more ports (102-A, 102-B, 102-N) to sequentially activate one or more priority ports among the priority list of ports and power a remote device.
[0046] In an embodiment, one or more diode bridges may be configured with each of the one or more ports (102-A, 102-B, 102-N) to receive a power input via the standard RJ45 Ethernet cable using a Power-over-Ethernet (PoE) technology. The system (124) may distribute the power input to the remote device based on the sequential activation of the one or more priority ports. The one or more ports (102-A, 102-B, 102-N) may be connected using Ethernet cables of different lengths connected to the customer premises. Usually upon combining the power inputs from the one or more ports (102-A, 102-B, 102-N) may lead to a maximum power drawn from a connected port which has the highest potential difference among the other ports, i.e. maximum power will be drawn from the port with the least cable length. Consequently, the customer with the least cable length may be encumbered to pay for the entire broadband system operation. Hence, the system (124) may use a time-based power sharing solution which may provide a fair-share of power resources among the connected customer’s input ports.
[0047] In an embodiment, the system (124) may determine a priority list of ports among the one or more connected ports by detecting a predetermined voltage across the one or more connected ports.
[0048] In an embodiment, the system (124) may determine if a predetermined voltage is detected across the priority list of ports. In response to a positive determination, the system (124) may enable a Power Service Equipment (PSE) port among the priority list of ports and power the remote device through the PSE port for the predetermined period. In response to a negative determination, the processor (202) is to simultaneously power the remote device through the one or more connected ports. The system (124) may sequentially activate one or more priority ports among the priority list of ports.
[0049] In an embodiment, the system (124) may determine if an Inter-Integrated Circuit (I2C) request is received from a central processing unit (CPU) upon completion of the activation of the one or more priority ports and in response to a second positive determination process the I2C request. The system (124) may, in response to a second negative determination, re-determine the one or more connected ports based on the detection of the minimum voltage across the one or more connected ports.
[0050] In an embodiment, the system (124) may utilize the capacitor bank (110) for transitioning to a next active port among the one or more of ports and power the remote device during the transition.
[0051] In an embodiment, the system (124) may provide protection against under-voltage lockout, hot-plugging, surge protection, and an output short-circuit protection due to transients, surges, etc.
[0052] For example, in an embodiment, a time based power sharing mechanism used by the system (124) includes switching of active ports at every 30 seconds to provide a fair share of the power resources among the connected inputs over a larger time frame. During boot-up, all the switches at the / ports are kept ON by default by a resistor pull-down configuration for an active-low switch, and the PSE port switch (118) is kept OFF. After 15 seconds of system boot-up, the time based power sharing may be implemented. Further, once the power sharing logic kicks in, the switch at the PSE port (116) is turned ON after 5 seconds. A micro-controller on the power board may also communicate with the base-band or CPU for regular hand-shaking to detect the status of the micro-controller/processor (202) operation and may also be used for any software upgradation over-the-air.
[0053] Although FIG. 1 shows exemplary components of the network architecture (100), in other embodiments, the network architecture (100) may include fewer components, different components, differently arranged components, or additional functional components than depicted in FIG. 1. Additionally, or alternatively, one or more components of the network architecture (100) may perform functions described as being performed by one or more other components of the network architecture (100).
[0054] FIG. 2 illustrates an exemplary representation (200) of a proposed system (124), in accordance with an embodiment of the present disclosure.
[0055] Referring to FIG. 2, the system (124) may include one or more processor(s) (202). The one or more processor(s) (202) may be implemented as one or more microprocessors, microcomputers, microcontrollers, digital signal processors, central processing units, logic circuitries, and/or any devices that process data based on operational instructions. Among other capabilities, the one or more processor(s) (202) may be configured to fetch and execute computer-readable instructions stored in a memory (204) of the system (124). The memory (204) may be configured to store one or more computer-readable instructions or routines in a non-transitory computer readable storage medium, which may be fetched and executed to create or share data packets over a network service. The memory (204) may comprise any non-transitory storage device including, for example, volatile memory such as random-access memory (RAM), or non-volatile memory such as erasable programmable read only memory (EPROM), flash memory, and the like.
[0056] In an embodiment, the system (124) may include an interface(s) (206). The interface(s) (206) may comprise a variety of interfaces, for example, interfaces for data input and output devices (I/O), storage devices, and the like. The interface(s) (206) may facilitate communication through the system (124). The interface(s) (206) may also provide a communication pathway for one or more components of the system (124). Examples of such components include, but are not limited to, a database (208).
[0057] In an embodiment, the processor (202) may determine one or more connected ports among one or more ports (102-A, 102-B, 102-N) based on detection of a minimum voltage across the one or more connected ports. The processor (202) record information associated with the one or more connected ports in the database (208). At least one switch among the one or more switches (108-A, 108-B, 108-N) may be configured by the processor (202) with each of the one or more ports (102-A, 102-B, 102-N) to sequentially activate one or more priority ports among the priority list of ports and power a remote device.
[0058] In an embodiment, one or more diode bridges may be configured by the processor (202) with each of the one or more ports (102-A, 102-B, 102-N) to receive a power input via the standard RJ45 Ethernet cable using a PoE technology. The one or more diode bridges (104-A, 104-B…104-N) may be configured to work with any polarity of power input received from the one or more connected ports. The processor (202) may distribute the power input to the remote device based on the sequential activation of the one or more priority ports by the processor (202). The one or more ports (102-A, 102-B, 102-N) may be connected using Ethernet cables of different lengths connected to the customer premises. Usually upon combining the power inputs from the one or more ports (102-A, 102-B, 102-N) may lead to a maximum power drawn from a connected port which has the highest potential difference among the other ports, i.e. maximum power will be drawn from the port with the least cable length. Consequently, the customer with the least cable length may be encumbered to pay for the entire broadband system operation. Hence, the processor (202) may use a time-based power sharing solution which would provide a fair-share of power resources among the connected customer’s input ports.
[0059] In an embodiment, the processor (202) may determine the priority list of ports among the one or more connected ports by detecting a predetermined voltage across the one or more connected ports.
[0060] In an embodiment, the processor (202) may determine if a predetermined voltage is detected across the priority list of ports. In response to a positive determination, the processor (202) may enable a Power Service Equipment (PSE) port among the priority list of ports and power the remote device through the PSE port for the predetermined period. In response to a negative determination, the processor (202) is to simultaneously power the remote device through the one or more connected ports. The system (124) may sequentially activate one or more priority ports among the priority list of ports.
[0061] In an embodiment, the processor (202) may determine if an I2C request is received from a CPU upon completion of the activation of the one or more priority ports and in response to a second positive determination process the I2C request. The processor (202) may, in response to a second negative determination, re-determine the one or more connected ports based on the detection of the minimum voltage across the one or more connected ports.
[0062] In an embodiment, the processor (202) may utilize the capacitor bank (110) for transitioning to a next active port among the one or more priority ports and power the remote device during the transition.
[0063] FIG. 3 illustrates an exemplary flow diagram representation (300) of the proposed system (124), in accordance with an embodiment of the present disclosure.
[0064] As illustrated in FIG. 3, the flow diagram representation (300) of the proposed system (124) may include the following steps.
[0065] At step 302: The system (124) may initialize.
[0066] At step 304: The system (124) may use a 5 millisecond interruption for voltage detection.
[0067] At step 306: The system (124) may detect voltages across one or more ports and determine one or more connected ports. The system (124) may determine a priority list of ports among the one or more connected ports by detecting a predetermined voltage across the one or more connected ports.
[0068] At step 308: The system (124) may update the priority list of ports among the one or more connected ports by detecting a predetermined voltage across the one or more connected ports.
[0069] At step 310: The system (124) may turn on a PSE switch (114).
[0070] At step 312: The system (124) may turn on a highest priority active port among the priority list of ports and turn rest of the ports off.
[0071] At step 314: The system (124) may determine if the voltage across the highest priority active port includes the predetermined voltage.
[0072] At step 316: In response to a negative determination from step 314, the system (124) may turn on the one or more switches (108-A, 108-B, 108-N) to the remote device and request for a change in the active port and go to step 318.
[0073] At step 318: In response to a positive determination from step 314, the system (124) may determine if the change in the active port is requested.
[0074] At step 320: In response to a positive determination from step 318, the system may turn on a next active port among the priority list of ports. The system (124) may turn on a switch among the one or more switches (108-A, 108-B, 108-N) associated with the next active port. The system (124) may generate a delay of 100 milliseconds to turn off the remaining switches among the one or more switches (108-A, 108-B, 108-N) and go to step 322.
[0075] At step 322: In response to a negative determination from step 318, the system (124) may determine if an I2C request has been received from the CPU.
[0076] At step 324: In response to a positive determination from step 322, the system (124) may handle/process the I2C request. In response to a negative determination from step 322, the system (124) may go to step 304.
[0077] FIG. 4 illustrates an exemplary computer system (400) in which or with which the proposed system (124) may be implemented, in accordance with an embodiment of the present disclosure.
[0078] As shown in FIG. 4, the computer system (400) may include an external storage device (410), a bus (420), a main memory (430), a read-only memory (440), a mass storage device (450), a communication port(s) (460), and a processor (470). A person skilled in the art will appreciate that the computer system (400) may include more than one processor and communication ports. The processor (470) may include various modules associated with embodiments of the present disclosure. The communication port(s) (460) may be any of an RS-232 port for use with a modem-based dialup connection, a 10/100 Ethernet port, a Gigabit or 10 Gigabit port using copper or fiber, a serial port, a parallel port, or other existing or future ports. The communication ports(s) (460) may be chosen depending on a network, such as a Local Area Network (LAN), Wide Area Network (WAN), or any network to which the computer system (400) connects.
[0079] In an embodiment, the main memory (430) may be Random Access Memory (RAM), or any other dynamic storage device commonly known in the art. The read-only memory (440) may be any static storage device(s) e.g., but not limited to, a Programmable Read Only Memory (PROM) chip for storing static information e.g., start-up or basic input/output system (BIOS) instructions for the processor (470).
[0080] In an embodiment, the bus (420) may communicatively couple the processor(s) (470) with the other memory, storage, and communication blocks. The bus (420) may be, e.g. a Peripheral Component Interconnect (PCI) / PCI Extended (PCI-X) bus, Small Computer System Interface (SCSI), USB, I2C, or the like, for connecting expansion cards, drives, and other subsystems as well as other buses, such a front side bus (FSB), which connects the processor (470) to the computer system (400).
[0081] While considerable emphasis has been placed herein on the preferred embodiments, it will be appreciated that many embodiments can be made and that many changes can be made in the preferred embodiments without departing from the principles of the disclosure. These and other changes in the preferred embodiments of the disclosure will be apparent to those skilled in the art from the disclosure herein, whereby it is to be distinctly understood that the foregoing descriptive matter is to be implemented merely as illustrative of the disclosure and not as a limitation.

ADVANTAGES OF THE INVENTION
[0082] The present disclosure provides a system and a method for time-based power sharing for reverse Power over Ethernet (PoE) inputs, where reverse power is taken in from connected ports of a Reverse Multi-Dwelling Unit (RMDU) and distributed to an outdoor telecommunication equipment.
[0083] The present disclosure provides a system where power is taken from the connected ports and switched between the connected ports using a time-based approach to provide a fair share of power resource among the connected users.
[0084] The present disclosure provides a system where a capacitor bank is implemented for smooth transitioning to a next active port among the connected ports when the power sinks during the time-based sharing process.
[0085] The present disclosure provides a system that is equipped to sustain high voltage transients during an event of lightning surges, power surges, and hot-plugging.
[0086] The present disclosure provides a system with highly efficient power architecture and reduced thermal temperature that protects against input transients and reduces a Bill of Materials (BoM) cost.

, Claims:1. A Power over Ethernet (PoE) switch system (124), comprising:
one or more ports (102-A, 102-B…102-N), wherein each of the one or more ports (102-A, 102-B…102-N) are adaptively configured to power on a remote device;
a processor (202); and
a memory (204) operatively coupled with the processor (202), wherein said memory (204) stores instructions which, when executed by the processor (202), cause the processor (202) to:
determine one or more connected ports among the one or more ports (102-A, 102-B…102-N) based on detection of a minimum voltage across the one or more connected ports;
determine a priority list of ports among the one or more connected ports;
determine if a predetermined voltage is detected across the priority list of ports;
in response to a positive determination, enable a Power Service Equipment (PSE) port among the priority list of ports and power the remote device through the PSE port for a predetermined period; and
sequentially activate one or more priority ports among the priority list of ports.
2. The system (124) as claimed in claim 1, comprising at least one switch (108-A, 108-B…108-N) configured with each of the one or more ports (102-A, 102-B…102-N) to sequentially activate the one or more priority ports among the priority list of ports.
3. The system (124) as claimed in claim 1, wherein, in response to a negative determination, the processor (202) is to simultaneously power the remote device through the one or more connected ports.
4. The system (124) as claimed in claim 1, wherein the processor (202) is to:
determine if an Inter-Integrated Circuit (I2C) request is received from a central processing unit (CPU) upon completion of the activation of the one or more priority ports; and
in response to a determination that the I2C request is received, process the I2C request.
5. The system (124) as claimed in claim 4, wherein in response to a determination that the I2C request is not received, the processor (202) is to re-determine the one or more connected ports based on the detection of the minimum voltage across the one or more connected ports.
6. The system (124) as claimed in claim 1, wherein the processor (202) is to utilize a capacitor bank (110) for transitioning to a next active priority port among the one or more priority ports and power the remote device during the transition.
7. The system (124) as claimed in claim 1, wherein one or more diode bridges (104-A, 104-B…104-N) are configured to work with any polarity of power input received from the one or more connected ports.
8. A method for Power over Ethernet (PoE) switching, the method comprising:
determining, by a processor (202), one or more connected ports, among one or more ports (102-A, 102-B…102-N) based on detection of a minimum voltage across the one or more connected ports;
determining, by the processor (202), a priority list of ports among the one or more connected ports;
determining, by the processor (202), if a predetermined voltage is detected across the priority list of ports;
in response to a positive determination, enabling, by the processor (202), a Power Service Equipment (PSE) port among the priority list of ports and powering a remote device through the PSE port for a predetermined period; and
sequentially activating, by the processor (202), one or more priority ports among the priority list of ports.
9. The method as claimed in claim 8, wherein, in response to a negative determination, the method comprises simultaneously powering, by the processor (202), the remote device through the one or more connected ports.
10. The method as claimed in claim 8, comprising:
determining, by the processor (202), if an Inter-Integrated Circuit (I2C) request is received from a central processing unit (CPU) upon completion of the activation of the one or more priority ports; and
in response to determining that the I2C request is received, processing, by the processor (202), the I2C request.
11. The method as claimed in claim 10, wherein, in response to determining that the I2C request is not received, the method comprises re-determining, by the processor (202), the one or more connected ports based on the detection of the minimum voltage across the one or more connected ports.
12. The method as claimed in claim 8, comprising utilizing, by the processor (202), a capacitor bank (110) for transitioning to a next active priority port among the one or more priority ports and powering the remote device during the transition.
13. The method as claimed in claim 8, wherein one or more diode bridges (104-A, 104-B…104-N) are configured to work with any polarity of power input received from the one or more connected ports.

Documents

Application Documents

# Name Date
1 202421027974-STATEMENT OF UNDERTAKING (FORM 3) [04-04-2024(online)].pdf 2024-04-04
2 202421027974-REQUEST FOR EXAMINATION (FORM-18) [04-04-2024(online)].pdf 2024-04-04
3 202421027974-FORM 18 [04-04-2024(online)].pdf 2024-04-04
4 202421027974-FORM 1 [04-04-2024(online)].pdf 2024-04-04
5 202421027974-DRAWINGS [04-04-2024(online)].pdf 2024-04-04
6 202421027974-DECLARATION OF INVENTORSHIP (FORM 5) [04-04-2024(online)].pdf 2024-04-04
7 202421027974-COMPLETE SPECIFICATION [04-04-2024(online)].pdf 2024-04-04
8 202421027974-FORM-8 [19-04-2024(online)].pdf 2024-04-19
9 Abstract1.jpg 2024-05-15
10 202421027974-FORM-26 [03-07-2024(online)].pdf 2024-07-03
11 202421027974-Proof of Right [25-09-2024(online)].pdf 2024-09-25