Sign In to Follow Application
View All Documents & Correspondence

A Tamper Evident Sealing Device

Abstract: The present disclosure envisages a tamper-evident sealing device (100) for sealing an enclosure. The wirelessly readable device (100) comprises a tamper circuit comprising a tamper detection chip (10) and a transceiver (20) housed in a housing (30) and a jacketed tamper cable (40). The cable (40) comprises conducting wires (42a, 42b) coupled to the chip (10) and emerging from the housing (30), and a jacket (44) insulatingly enclosing the outer portion of wires (42a, 42b). On reading using a reader, the chip (10) is configured to emit, through the transceiver (20), different signals for the unlocked configuration, the sealing configuration and the tampered state. The housing has a passage (32) for lockingly receiving cable (40), and a loop completion element (46) that closes the tamper loop through the wires on insertion of the cable therein. Advantageously, the device (100) distinguishes between unlocked and tampered states and is fool-proof.

Get Free WhatsApp Updates!
Notices, Deadlines & Correspondence

Patent Information

Application #
Filing Date
23 June 2020
Publication Number
23/2022
Publication Type
INA
Invention Field
COMPUTER SCIENCE
Status
Email
dewan@rkdewanmail.com
Parent Application
Patent Number
Legal Status
Grant Date
2024-02-29
Renewal Date

Applicants

SEPIO PRODUCTS PRIVATE LIMITED.
037, Akshay Ind. Premises Co-op.Society Ltd. Navghar, Vasi (E), Palghar-401 210, Maharashtra, India

Inventors

1. NATHANI, Murad
Ashiana Bullock Road, Bandstand. Bandra Mumbai -400050 Maharashtra, India
2. NORONHA Paul Abner
301 Seville 3rd Domnic Colony, Orlem, Malad West Mumbai-400064 Maharashtra, India
3. GANDHI, Darshan Dhruman
105 Woodstock building JP Road, Seven Bungalows, Andheri West, Mumbai -400061 Maharashtra, India
4. KAMAT, Dattaprasad Narayan
102 Trimbak Sadan 5th Ajmal Road, Vile Parle East Mumbai-400057 Maharashtra, India

Specification

Claims:WE CLAIM:
1. A tamper-evident sealing device (100) for sealing an enclosure, said tamper-evident sealing device (100) configured to be wirelessly readable, said tamper-evident sealing device (100) comprising:
a. a tamper circuit comprising a tamper detection chip (10);
b. a transceiver (20) electrically coupled to said tamper detection chip (10);
c. a housing (30) for enclosing said tamper circuit and said transceiver (20); and
d. a jacketed tamper cable (40) for sealing an opening of said enclosure, said jacketed tamper cable (40) comprising:
i. a pair of conducting wires (42a, 42b) electrically coupled to said tamper detection chip (10) and emerging from said housing (30); and
ii. a jacket (44) insulating and enclosing the portion of said pair of conducting wires (42a, 42b) outside said housing (30);
wherein, on exposing said transceiver (20) to a reading device, said tamper detection chip (10) is configured to emit, through said transceiver (20), a first signal in the unlocked configuration of said jacketed tamper cable (40), a second signal in the sealing configuration of said jacketed tamper cable (40) and a third signal in a tampered state of said jacketed tamper cable (40);
characterized in that,
said housing has a hollow passage (32) for receiving and locking said jacketed tamper cable (40) to define said sealing configuration of said jacketed tamper cable (40), and said housing (30) has a loop completion element (46) that closes the tamper loop of said tamper circuit through said conducting wires (42a, 42b) on insertion of said jacketed tamper cable (40) in said sealing configuration.
2. The tamper-evident sealing device (100) as claimed in claim 1, wherein each of said conducting wires (42a, 42b) is open at the outer end of said jacketed tamper cable (40), wherein said loop completion element is a conducting pad (46a) that is configured to come into contact with said open ends of said conducting wires (42a, 42b) on insertion of said jacketed tamper cable (40) in said passage (32) of said housing (30), to establish electrical continuity between said conducting wires (42a, 42b).
3. The tamper-evident sealing device (100) as claimed in claim 1, wherein each of said conducting wires (42a, 42b) has an open portion that is configured to be closed by said loop completion element, wherein said loop completion element is a switching means (46b) that is configured to shift position by being displaced by said jacketed tamper cable (40) on insertion of said jacketed tamper cable (40) in said passage (32) of said housing (30), to establish electrical continuity between said conducting wires (42a, 42b).
4. The tamper-evident sealing device (100) as claimed in claim 1, which includes a locking element (48) located inside said passage (32), said locking element (48) being configured to lock said jacketed tamper cable (40) into a sealing configuration inside said passage (32).
5. The tamper-evident sealing device (100) as claimed in claim 4, wherein said locking element (48) is a spring-loaded protrusion (48a) projecting into said passage (32), said protrusion (48a) is configured to allow insertion of said jacketed tamper cable (40) into said passage (32) in said sealing configuration while locking onto said jacket (44) of said jacketed tamper cable (40).
6. The tamper-evident sealing device (100) as claimed in claim 1, wherein said tamper detection chip (10) comprises an electronic memory.
7. The tamper-evident sealing device (100) as claimed in claim 6, wherein said tamper detection chip (10) is configured to irreversibly update information stored within said electronic memory when said jacketed tamper cable (40) is tampered with.
8. The tamper-evident sealing device (100) as claimed in claim 6, wherein said transceiver (20) is an antenna is configured to transmit information stored within said electronic memory on being energized electromagnetically by an electromagnetic reader.
9. The tamper-evident sealing device (100) as claimed in claim 1, wherein said tamper circuit comprises an electrical energy storage device, wherein said tamper detection chip (10) is configured to receive electrical energy from said electrical energy storage device.
, Description:FIELD
The present disclosure relates to the field of tapered roller bearings.
BACKGROUND
The background information herein below relates to the present disclosure but is not necessarily prior art.
Radio Frequency Identification (RFID) cable seals that are used to seal containers or vehicles etc., should not either read or should show as unlocked if read before locking. Once locked, such a seal should be able to signal the locked condition when interrogated with a reader. If the cable is cut, then the seal should respond with a tamper signal when interrogated with a reader.
However, current designs of RFID cable seals cannot differentiate between an unlocked and a tampered seal.
Therefore, there is felt a need of a tamper-evident sealing device which alleviates the aforementioned drawback of prior art.
OBJECTS
Some of the objects of the present disclosure, which at least one embodiment herein satisfies, are as follows:
A primary object of the present disclosure is to provide a tamper-evident sealing device.
Another object of the present disclosure is to provide a tamper-evident sealing device that distinguishes between unlocked and tampered states of the sealing device.
Other objects and advantages of the present disclosure will be more apparent from the following description, which is not intended to limit the scope of the present disclosure.
SUMMARY
The present disclosure envisages a tamper-evident sealing device for sealing an enclosure. The tamper-evident sealing device is configured to be wirelessly readable. The tamper-evident sealing device comprises a tamper circuit comprising a tamper detection chip, a transceiver electrically coupled to the tamper detection chip, a housing for enclosing the tamper circuit and the transceiver and a jacketed tamper cable for sealing an opening of the enclosure. The jacketed tamper cable comprises a pair of conducting wires electrically coupled to the tamper detection chip and emerging from the housing, and a jacket insulating and enclosing the portion of the pair of conducting wires outside the housing. On exposing the transceiver to a reading device, the tamper detection chip is configured to emit, through the transceiver, a first signal in the unlocked configuration of the jacketed tamper cable, a second signal in the sealing configuration of the jacketed tamper cable and a third signal in a tampered state of the jacketed tamper cable. The housing has a hollow passage for receiving and locking the jacketed tamper cable, to define the sealing configuration of the jacketed tamper cable, and the housing has a loop completion element that closes the tamper loop of the tamper circuit through the conducting wires on insertion of the jacketed tamper cable in the sealing configuration.
In an embodiment, each of the conducting wires is open at the outer end of the jacketed tamper cable, wherein the loop completion element is a conducting pad that is configured to come into contact with the open ends of the conducting wires on insertion of the jacketed tamper cable in the passage of the housing, to establish electrical continuity between the conducting wires.
In an embodiment, each of the conducting wires has an open portion that is configured to be closed by the loop completion element, wherein the loop completion element is a switching means that is configured to shift position by being displaced by the jacketed tamper cable on insertion of the jacketed tamper cable in the passage of the housing, to establish electrical continuity between the conducting wires.
The tamper-evident sealing device includes a locking element located inside the passage. The locking element is configured to lock the jacketed tamper cable into a sealing configuration inside the passage. In an embodiment, the locking element is a spring-loaded protrusion projecting into the passage, wherein the protrusion is configured to allow insertion of the jacketed tamper cable into the passage in the sealing configuration while locking onto the jacket of the jacketed tamper cable.
In an embodiment, the tamper detection chip comprises an electronic memory. The tamper detection chip is configured to irreversibly update information stored within the electronic memory when the jacketed tamper cable is tampered with.
The transceiver is an antenna is configured to transmit information stored within the electronic memory on being energized electromagnetically by an electromagnetic reader.
In an embodiment, the tamper circuit comprises an electrical energy storage device, wherein the tamper detection chip is configured to receive electrical energy from the electrical energy storage device.
BRIEF DESCRIPTION OF THE ACCOMPANYING DRAWING
A tamper-evident sealing device, of the present disclosure, will now be described with the help of the accompanying drawing, in which:
Figure 1a shows an unlocked configuration of the jacketed tamper cable of the sealing device of the present disclosure;
Figure 1b shows a sealing configuration of the jacketed tamper cable of the sealing device of Figure 1a;
Figure 1c shows a tampered state of the jacketed tamper cable of the sealing device of Figure 1a;
Figure 2 illustrates a schematic view of a tamper-evident sealing device in an unlocked state, according to an embodiment of the present disclosure;
Figures 3 illustrates a schematic view of a tamper-evident sealing device in an unlocked state, according to another embodiment of the present disclosure;
Figures 4 illustrates a schematic view of the device of Figure 3 in a locked state.
Figure 5a shows a housing provided with a jacketed tamper cable;
Figure 5b shows a tamper detection chip and a transceiver embedded in a printed circuit board; and
Figure 5c shows a PCB lid;
Figure 6a shows an open housing with the printed circuit board installed therein; and
Figure 6b a sealing device obtained by fitting the PCB lid in place.
LIST OF REFERENCE NUMERALS
100 tamper-evident sealing device
10 tamper detection chip
15 printed circuit board
20 transceiver
30 housing
32 hollow passage
34 PCB slot
36 PCB lid
40 jacketed tamper cable
42a, 42b conducting wires
44 jacket
46 loop completion element
46a conducting pad
46b switching means
48 locking element
DETAILED DESCRIPTION
Embodiments, of the present disclosure, will now be described with reference to the accompanying drawing.
Embodiments are provided so as to thoroughly and fully convey the scope of the present disclosure to the person skilled in the art. Numerous details are set forth, relating to specific components, and methods, to provide a complete understanding of embodiments of the present disclosure. It will be apparent to the person skilled in the art that the details provided in the embodiments should not be construed to limit the scope of the present disclosure. In some embodiments, well-known processes, well-known apparatus structures, and well-known techniques are not described in detail.
The terminology used, in the present disclosure, is only for the purpose of explaining a particular embodiment and such terminology shall not be considered to limit the scope of the present disclosure. As used in the present disclosure, the forms “a”, “an” and “the” may be intended to include the plural forms as well, unless the context clearly suggests otherwise. The terms “comprises”, “comprising”, “including” and “having” are open-ended transitional phrases and therefore specify the presence of stated features, elements, modules, units and/or components, but do not forbid the presence or addition of one or more other features, elements, components, and/or groups thereof.
When an element is referred to as being “mounted on”, “engaged to”, “attached to”, “connected to” or “coupled to” another element, it may be directly on, engaged, attached, connected or coupled to the other element. As used herein, the term “and/or” includes any and all combinations of one or more of the associated listed elements.
Terms such as “inner”, “outer”, “beneath”, “below”, “lower”, “above”, “upper” and the like, may be used in the present disclosure to describe relationships between different elements as depicted from the figures.
The present disclosure envisages a tamper-evident sealing device 100 {hereinafter referred to as ‘sealing device 100’ for brevity} for sealing an enclosure. The sealing device 100 is wirelessly readable. The sealing device 100 comprises a tamper circuit that comprises a housing 30 enclosing a tamper detection chip 10, and a transceiver 20 and a jacketed tamper cable 40 for sealing. The transceiver 20 is electrically coupled to the tamper detection chip 10. The jacketed tamper cable 40 comprises a pair of conducting wires 42a, 42b and a jacket 44, wherein the conducting wires 42a, 42b are electrically coupled to the tamper detection chip 10 and emerge from the housing 30, and the jacket 44 insulates and encloses the portion of the pair of conducting wires 42a, 42b outside the housing 30.
According to an aspect of the present disclosure, the housing 30 has a hollow passage 32 for receiving and locking the jacketed tamper cable 40 to define the sealing configuration of the jacketed tamper cable 40, and the housing 30 has a loop completion element 46 that closes the tamper loop of the tamper circuit through the conducting wires 42a, 42b on insertion of the jacketed tamper cable 40 in the sealing configuration. For sealing, the jacketed tamper cable 40 is passed through a staple on a door of the enclosure to be sealed after the corresponding hasp has been passed over the staple, and further, the jacketed tamper cable 40 is inserted into the passage 32 of the housing 30, wherein the jacketed tamper cable 40 gets locked and cannot be removed unless tampered with.
The tamper detection chip 10 is configured such that, on exposing the transceiver 20 to a reading device, the tamper detection chip 10 emits, through the transceiver 20, a first signal in an unlocked configuration of the jacketed tamper cable 40 shown in Figure 1a, a second signal in a sealing configuration of the jacketed tamper cable 40 shown in Figure 1b and a third signal in a tampered state of the jacketed tamper cable 40 shown in Figure 1c.
In a first embodiment as illustrated in Figure 2, each of the conducting wires 42a, 42b is open at the outer end of the jacketed tamper cable 40. The loop completion element is a conducting pad 46a that is configured to come into contact with the open ends of the conducting wires 42a, 42b on insertion of the jacketed tamper cable 40 in the passage 32 of the housing 30, to establish electrical continuity between the conducting wires 42a, 42b. The conducting pad 46a is electrically coupled to the tamper circuit. In an embodiment, the conducting pad 46a is located at the base of the passage 32. The conducting pad 46a may be made of an electrically conducting material of low shear strength, so that, in case of an attempt to tamper the jacketed tamper cable 40 is made, the conducting pad 46a shears off first and breaks the tamper loop.
In a second embodiment as illustrated through Figures 3-4, each of the conducting wires 42a, 42b has an open portion that is configured to be closed by the loop completion elementThe open portion of the conducting wires 42a, 42b is disposed within the housing 30. In this embodiment, the loop completion element is a switching means 46b that is disposed inside the housing 30 and exposed inside the passage 32. The switching means 46b is configured to shift position due to insertion of the jacketed tamper cable 40 in the passage 32 of the housing 30 by being displaced by the jacketed tamper cable 40. By switching position, the switching means 46b establishes electrical continuity between the conducting wires 42a, 42b. When the jacketed tamper cable 40 is inserted into the passage 32, the jacket 44 pushes the switching means 46b inwards into the housing 30 into a switching position. In this switching position, the switching means 46b slides inside the housing 30 and intercepts the open portions of the conducting wires 42a, 42b to close the open portions of the conducting wires 42a, 42b, thereby completing the tamper loop. In an embodiment, the switching means 46b is configured to be permanently damaged in case an attempt to tamper the jacketed tamper cable 40 is made, to leave the tamper loop permanently open.
According to another aspect of the present disclosure, the sealing device 100 includes a locking element 48 located inside the passage 32. The locking element 48 is configured to lock the jacketed tamper cable 40 into a sealing configuration inside the passage 32. In an embodiment, the locking element 48 is configured to permit sliding of the jacketed tamper cable 40 in the inward direction of the passage 32 and to not permit outward sliding.
In an embodiment, the locking element 48 is a spring-loaded protrusion 48a projecting into the passage 32 from a wall of the passage 32, as shown in Figures 3, 4. The protrusion 48a is configured to allow insertion of the jacketed tamper cable 40 into the passage 32 in the sealing configuration while locking onto the jacket 44 of the jacketed tamper cable 40.
Preferably, the tamper detection chip 10 comprises an electronic memory. The tamper detection chip 10 irreversibly updates information stored within the electronic memory when the jacketed tamper cable 40 is tampered with. The transceiver 20 is an antenna that transmits information stored within the electronic memory on being energized electromagnetically by an electromagnetic reader. Thus, on exposing the transceiver 20 to an electromagnetic reader after the tamper loop of the sealing device 100 has been tampered with, the permanently altered memory of the tamper detection chip 10 reads out a message indicating tamper. Also, it is practically impossible to alter this permanently updated information from the memory without extracting the tamper detection chip 10 by damaging the housing 30.
In an embodiment, the tamper circuit comprises an electrical energy storage device. The tamper detection chip 10 receives electrical energy from the electrical energy storage device.
An exploded view of a typical assembly of the sealing device 100 of the present disclosure is illustrated in Figure 5. Figure 5a shows the housing 30 provided with a jacketed tamper cable 40. The conducting wires 42a, 42b enclosed by the jacket 44 outside the housing 30 have inner open ends dangling inside a PCB slot 34 defined inside the housing 30. The tamper detection chip 10 and the transceiver 20 are embedded in a printed circuit board 15, as shown in Figure 5b. A PCB lid 36 is shown in Figure 5c. The housing 30 with the printed circuit board 15 installed therein is shown in Figure 6a. The sealing device 100 obtained by fitting the PCB lid 36 in place is shown in Figure 6b.
Thus, the tamper-evident sealing device 100 of the present disclosure has a simple construction. Moreover, by ensuring that different signals are generated for the unlocked state and the tampered state of the device, the device is made fool-proof.
The foregoing description of the embodiments has been provided for purposes of illustration and not intended to limit the scope of the present disclosure. Individual components of a particular embodiment are generally not limited to that particular embodiment, but, are interchangeable. Such variations are not to be regarded as a departure from the present disclosure, and all such modifications are considered to be within the scope of the present disclosure.
TECHNICAL ADVANCEMENTS
The present disclosure described herein above has several technical advantages including, but not limited to, the realization of a tamper-evident sealing device that:
• distinguishes between unlocked and tampered states of the sealing device;
• has a simple construction; and
• is fool-proof.
The embodiments herein and the various features and advantageous details thereof are explained with reference to the non-limiting embodiments in the following description. Descriptions of well-known components and processing techniques are omitted so as to not unnecessarily obscure the embodiments herein. The examples used herein are intended merely to facilitate an understanding of ways in which the embodiments herein may be practiced and to further enable those of skill in the art to practice the embodiments herein. Accordingly, the examples should not be construed as limiting the scope of the embodiments herein.
The foregoing description of the specific embodiments so fully reveal the general nature of the embodiments herein that others can, by applying current knowledge, readily modify and/or adapt for various applications such specific embodiments without departing from the generic concept, and, therefore, such adaptations and modifications should and are intended to be comprehended within the meaning and range of equivalents of the disclosed embodiments. It is to be understood that the phraseology or terminology employed herein is for the purpose of description and not of limitation. Therefore, while the embodiments herein have been described in terms of preferred embodiments, those skilled in the art will recognize that the embodiments herein can be practiced with modification within the spirit and scope of the embodiments as described herein.
The use of the expression “at least” or “at least one” suggests the use of one or more elements or ingredients or quantities, as the use may be in the embodiment of the disclosure to achieve one or more of the desired objects or results.
While considerable emphasis has been placed herein on the components and component parts of the preferred embodiments, it will be appreciated that many embodiments can be made and that many changes can be made in the preferred embodiments without departing from the principles of the disclosure. These and other changes in the preferred embodiment as well as other embodiments of the disclosure will be apparent to those skilled in the art from the disclosure herein, whereby it is to be distinctly understood that the foregoing descriptive matter is to be interpreted merely as illustrative of the disclosure and not as a limitation.

Documents

Application Documents

# Name Date
1 202021026636-STATEMENT OF UNDERTAKING (FORM 3) [23-06-2020(online)].pdf 2020-06-23
2 202021026636-PROOF OF RIGHT [23-06-2020(online)].pdf 2020-06-23
3 202021026636-POWER OF AUTHORITY [23-06-2020(online)].pdf 2020-06-23
4 202021026636-FORM FOR STARTUP [23-06-2020(online)].pdf 2020-06-23
5 202021026636-FORM FOR SMALL ENTITY(FORM-28) [23-06-2020(online)].pdf 2020-06-23
6 202021026636-FORM 1 [23-06-2020(online)].pdf 2020-06-23
7 202021026636-EVIDENCE FOR REGISTRATION UNDER SSI(FORM-28) [23-06-2020(online)].pdf 2020-06-23
8 202021026636-EVIDENCE FOR REGISTRATION UNDER SSI [23-06-2020(online)].pdf 2020-06-23
9 202021026636-DRAWINGS [23-06-2020(online)].pdf 2020-06-23
10 202021026636-DECLARATION OF INVENTORSHIP (FORM 5) [23-06-2020(online)].pdf 2020-06-23
11 202021026636-COMPLETE SPECIFICATION [23-06-2020(online)].pdf 2020-06-23
12 202021026636-Proof of Right [04-09-2020(online)].pdf 2020-09-04
13 202021026636-MARKED COPIES OF AMENDEMENTS [04-09-2020(online)].pdf 2020-09-04
14 202021026636-FORM 13 [04-09-2020(online)].pdf 2020-09-04
15 202021026636-AMENDED DOCUMENTS [04-09-2020(online)].pdf 2020-09-04
16 202021026636-FORM-26 [07-06-2021(online)].pdf 2021-06-07
17 202021026636-FORM 18 [02-08-2021(online)].pdf 2021-08-02
18 Abstract1.jpg 2022-06-07
19 202021026636-FER.pdf 2022-07-12
20 202021026636-FORM 3 [23-07-2022(online)].pdf 2022-07-23
21 202021026636-Response to office action [01-08-2022(online)].pdf 2022-08-01
22 202021026636-FER_SER_REPLY [28-09-2022(online)].pdf 2022-09-28
23 202021026636-CLAIMS [28-09-2022(online)].pdf 2022-09-28
24 202021026636-PatentCertificate29-02-2024.pdf 2024-02-29
25 202021026636-IntimationOfGrant29-02-2024.pdf 2024-02-29

Search Strategy

1 search2(1)E_11-07-2022.pdf

ERegister / Renewals

3rd: 18 Apr 2024

From 23/06/2022 - To 23/06/2023

4th: 18 Apr 2024

From 23/06/2023 - To 23/06/2024

5th: 18 Apr 2024

From 23/06/2024 - To 23/06/2025

6th: 22 Apr 2025

From 23/06/2025 - To 23/06/2026