Sign In to Follow Application
View All Documents & Correspondence

Concept For Switching Of Sampling Rates At Audio Processing Devices

Abstract: Audio decoder device for decoding a bitstream the audio decoder device comprising: a predictive decoder for producing a decoded audio frame from the bitstream wherein the predictive decoder comprises a parameter decoder for producing one or more audio parameters for the decoded audio frame from the bitstream and wherein the predictive decoder comprises a synthesis filter device for producing the decoded audio frame by synthesizing the one or more audio parameters for the decoded audio frame; a memory device comprising one or more memories wherein each of the memories is configured to store a memory state for the decoded audio frame wherein the memory state for the decoded audio frame of the one or more memories is used by the synthesis filter device for synthesizing the one or more audio parameters for the decoded audio frame; and a memory state resampling device configured to determine the memory state for synthesizing the one or more audio parameters for the decoded audio frame which has a sampling rate for one or more of said memories by resampling a preceding memory state for synthesizing one or more audio parameters for a preceding decoded audio frame which has a preceding sampling rate being different from the sampling rate of the decoded audio frame for one or more of said memories and to store the memory state for synthesizing of the one or more audio parameters for the decoded audio frame for one or more of said memories into the respective memory.

Get Free WhatsApp Updates!
Notices, Deadlines & Correspondence

Patent Information

Application #
Filing Date
08 February 2017
Publication Number
19/2017
Publication Type
INA
Invention Field
COMMUNICATION
Status
Email
Parent Application
Patent Number
Legal Status
Grant Date
2022-05-10
Renewal Date

Applicants

FRAUNHOFER GESELLSCHAFT ZUR FÖRDERUNG DER ANGEWANDTEN FORSCHUNG E.V.
Hansastraße 27c 80686 München

Inventors

1. DÖHLA Stefan
Saidelsteig 61 91058 Erlangen
2. FUCHS Guillaume
Joseph Otto Kolb Str. 31 91088 Bubenreuth
3. GRILL Bernhard
Peter Henlein Strasse 7 91207 Lauf
4. MULTRUS Markus
Etzlaubweg 7 90469 Nürnberg
5. PIETRZYK Grzegorz
Gustav Weißkopf Weg 15 90411 Nürnberg
6. RAVELLI Emmanuel
Branderweg 7 91058 Erlangen
7. SCHNELL Markus
Labenwolfstr. 15 90409 Nürnberg

Specification

Concept for Switching of Sampling Rates at Audio Processing Devices Description The present invention is concerned with speech and audio coding, and more particularly to an audio encoder device and an audio decoder device for processing an audio signal, for which the input and output sampling rate is changing from a preceding frame to a current frame. The present invention is further related to methods of operating such devices as well as to computer programs executing such methods. Speech and audio coding can get the benefit of having a multi-cadence input and output, and of being able to switch instantaneously and seamlessly for one to another sampling rate. Conventional speech and audio coders use a single sampling rate for a determine output bit-rate and are not able to change it without resetting completely the system. It creates then a discontinuity in the communication and in the decoded signal. On the other hand, adaptive sampling rate and bit-rate allow a higher quality by selecting the optimal parameters depending usually on both the source and the channel condition. It is then important to achieve a seamless transition, when changing the sampling rate of the input/output signal. Moreover, it is important to limit the complexity increase for such a transition. Modern speech and audio codecs, like the upcoming 3GPP EVS over LTE network, will need to be able to exploit such a functionality. Efficient speech and audio coders need to be able to change their sampling rate from a time region to another one to better suit to the source and to the channel condition. The change of sampling rate is particularly problematic for continuous linear filters, which can only be applied if their past states show the same sampling rate as the current time section to filter. More particularly predictive coding maintains at the encoder and decoder over time and frame different memory states. In code-excited linear prediction (CELP) these memories are usually the linear prediction coding (LPC) synthesis filter memory, the de-emphasis filter memory and the adaptive codebook. A straightforward approach is to reset all memories when a sampling rate change occurs. It creates a very annoying discontinuity in the decoded signal. The recovery can be very long and very noticeable. Fig. 1 shows a first audio decoder device according to prior art. With such an audio decoder device it is possible to switch to a predictive coding seamlessly when coming from a non-predictive coding scheme. This may be done by an inverse filtering of the decoded output of non-predictive coder for maintaining the filter states needed by predictive coder. It is done for example in AMR-WB+ and USAC for switching from a transform-based coder, TCX, to a speech coder, ACELP. However, in both coders, the sampling rate is the same. The inverse filtering can be applied directly on the decoded audio signal of TCX. Moreover, TCX in USAC and AMR-WB+ transmits and exploits LPC coefficient also needed for the inverse filtering. The LPC decoded coefficients are simply re-used in the inverse filtering computation. It is worth to note that the inverse filtering is not needed if switching between two predictive coders using the same filters and the same sampling-rate. Fig. 2 shows a second audio decoder device according to prior art In case the two coders have a different sampling rate, or in case when switching within the same predictive coder but with different sampling rates, the inverse filtering of the preceding audio frame as illustrated in Fig. 1 is no more sufficient. A straightforward solution is to resample the past decoded output to the new sampling rate and then compute the memory states by inverse filtering. If some of the filter coefficients are sampling rate dependent as it is the case for the LPC synthesis filter, one need to do an extra analysis of the resampled past signal. For getting the LPC coefficients at the new sampling rate fs_2 the autocorrelation function is recomputed and the Levinson-Durbin algorithm applied on the resampled past decoded samples. This approach is computationally very demanding and can hardly be applied in real implementations. The problem to be solved is to provide an improved concept for switching of sampling rates at audio processing devices. In a first aspect the problem is solved by an audio decoder device for decoding a bitstream, wherein the audio decoder device comprises: a predictive decoder for producing a decoded audio frame from the bitstream, wherein the predictive decoder comprises a parameter decoder for producing one or more audio parameters for the decoded audio frame from the bit-stream and wherein the predictive decoder comprises a synthesis filter device for producing the decoded audio frame by synthesizing the one or more audio parameters for the decoded audio frame; a memory device comprising one or more memories, wherein each of the memories is configured to store a memory state for the decoded audio frame, wherein the memory state for the decoded audio frame of the one or more memories is used by the synthesis filter device for synthesizing the one or more audio parameters for the decoded audio frame; and a memory state resampling device configured to determine the memory state for synthesizing the one or more audio parameters for the decoded audio frame, which has a sampling rate, for one or more of said memories by resampling a preceding memory state for synthesizing one or more audio parameters for a preceding decoded audio frame, which has a preceding sampling rate being different from the sampling rate of the decoded audio frame, for one or more of said memories and to store the memory state for synthesizing of the one or more audio parameters for the decoded audio frame for one or more of said memories into the respective memory. The term "decoded audio frame" relates to an audio frame currently under processing whereas the term "preceding decoded audio frame" relates to an audio frame, which was processed before the audio frame currently under processing. The present invention allows a predictive coding scheme to switch its intern sampling rate without the need to resample the whole buffers for recomputing the states of its filters. By resampling directly and only the necessary memory states, a low complexity is maintained while a seamless transition is still possible. According to a preferred embodiment of the invention the one or more memories comprise an adaptive codebook memory configured to store an adaptive codebook memory state for determining one or more excitation parameters for the decoded audio frame, wherein the memory state resampling device is configured to determine the adaptive codebook state for determining the one or more excitation parameters for the decoded audio frame by resampling a preceding adaptive codebook state for determining of one or more excitation parameters for the preceding decoded audio frame and to store the adaptive codebook state for determining of the one or more excitation parameters for the decoded audio frame into the adaptive codebook memory. The adaptive codebook memory state is, for example, used in CELP devices. For being able to resample the memories, the memory sizes at different sampling rates must be equal in terms of time duration they cover. In other words, if a filter has an order of M at the sampling rate fs_2, the memory updated at the preceding sampling rate fs_1 should cover at least M*(fs_1)/(fs_2) samples. As the memory is usually proportional to the sampling rate in the case for the adaptive codebook, which covers about the last 20ms of the decoded residual signal whatever the sampling rate may be, there is no extra memory management to do. According to a preferred embodiment of the invention the one or more memories comprise a synthesis filter memory configured to store a synthesis filter memory state for determining one or more synthesis filter parameters for the decoded audio frame, wherein the memory state resampling device is configured to determine the synthesis memory state for determining the one or more synthesis filter parameters for the decoded audio frame by resampling a preceding synthesis memory state for determining of one or more synthesis filter parameters for the preceding decoded audio frame and to store the synthesis memory state for determining of the one or more synthesis filter parameters for the decoded audio frame into the synthesis filter memory. The synthesis filter memory state may be a LPC synthesis filter state, which is used, for example, in CELP devices. If the order of the memory is not proportional to the sampling rate, or even constant whatever the sampling rate may be, an extra memory management has to done for being able to cover the largest duration possible. For example, the LPC synthesis state order of AMR-WB+ is always 16. At 2.8 kHz, the smallest sampling rate it covers 1.25ms although it represents only 0.33ms at 48kHz. For being able to resample the buffer at any of the sampling rate between 12.8 and 48kHz, the memory of the LPC synthesis filter state has to be extended from 16 to 60 samples, which represents 1.25 ms at 48kHz. The memory resampling can be then described by the following pseudocode: mem_syn_r_size_old = (int)(1.25*fs_1/1000); mem_syn_r_size_new = (int)(1.25*fs_2 /1000); mem_syn_r+L_SYN_MEM-mem_syn_r_size_new= resamp(mem_syn_r+L_SYN_MEM-mem_syn_r_size_old, mem_syn_r_size_old, mem_syn_r_size_new ); where resamp(x,l,L) outputs the input buffer x resampled from I to L samples. L_SYN_MEM is the largest size in samples that the memory can cover. In our case it is equal to 60 samples for fs_2<=48kHz. At any sampling rate, mem_syn_r has to be updated with the last L_SYN_MEM output samples. For(i=0 ;i

Documents

Application Documents

# Name Date
1 Form 5 [08-02-2017(online)].pdf 2017-02-08
2 Form 3 [08-02-2017(online)].pdf 2017-02-08
3 Form 20 [08-02-2017(online)].pdf 2017-02-08
4 Form 1 [08-02-2017(online)].pdf 2017-02-08
5 Drawing [08-02-2017(online)].pdf 2017-02-08
6 Description(Complete) [08-02-2017(online)].pdf_68.pdf 2017-02-08
7 Description(Complete) [08-02-2017(online)].pdf 2017-02-08
8 Form 18 [15-02-2017(online)].pdf 2017-02-15
9 Other Patent Document [04-04-2017(online)].pdf 2017-04-04
10 Information under section 8(2) [12-07-2017(online)].pdf 2017-07-12
11 201737004533-Information under section 8(2) (MANDATORY) [22-01-2018(online)].pdf 2018-01-22
12 201737004533-FORM-26 [26-02-2018(online)].pdf 2018-02-26
13 201737004533-Information under section 8(2) (MANDATORY) [13-03-2018(online)].pdf 2018-03-13
14 201737004533-Information under section 8(2) (MANDATORY) [17-07-2018(online)].pdf 2018-07-17
15 201737004533-Information under section 8(2) (MANDATORY) [11-01-2019(online)].pdf 2019-01-11
16 201737004533-Information under section 8(2) (MANDATORY) [28-03-2019(online)].pdf 2019-03-28
17 201737004533-Information under section 8(2) (MANDATORY) [21-06-2019(online)].pdf 2019-06-21
18 201737004533-Information under section 8(2) (MANDATORY) [21-06-2019(online)]-1.pdf 2019-06-21
19 201737004533-Information under section 8(2) (MANDATORY) [11-07-2019(online)].pdf 2019-07-11
20 201737004533-Information under section 8(2) (MANDATORY) [19-09-2019(online)].pdf 2019-09-19
21 201737004533-Information under section 8(2) (MANDATORY) [15-11-2019(online)].pdf 2019-11-15
22 201737004533-Information under section 8(2) [10-02-2020(online)].pdf 2020-02-10
23 201737004533-FER.pdf 2020-02-24
24 201737004533-FORM 4(ii) [24-08-2020(online)].pdf 2020-08-24
25 201737004533-FORM 3 [07-10-2020(online)].pdf 2020-10-07
26 201737004533-OTHERS [24-11-2020(online)].pdf 2020-11-24
27 201737004533-FER_SER_REPLY [24-11-2020(online)].pdf 2020-11-24
28 201737004533-CLAIMS [24-11-2020(online)].pdf 2020-11-24
29 201737004533-Certified Copy of Priority Document [24-11-2020(online)].pdf 2020-11-24
30 201737004533-Information under section 8(2) [09-04-2021(online)].pdf 2021-04-09
31 201737004533-FORM 3 [09-04-2021(online)].pdf 2021-04-09
32 201737004533-FORM 3 [19-10-2021(online)].pdf 2021-10-19
33 201737004533-Information under section 8(2) [02-02-2022(online)].pdf 2022-02-02
34 201737004533-US(14)-HearingNotice-(HearingDate-15-03-2022).pdf 2022-02-24
35 201737004533-Information under section 8(2) [03-03-2022(online)].pdf 2022-03-03
36 201737004533-Information under section 8(2) [04-03-2022(online)].pdf 2022-03-04
37 201737004533-Correspondence to notify the Controller [10-03-2022(online)].pdf 2022-03-10
38 201737004533-Written submissions and relevant documents [30-03-2022(online)].pdf 2022-03-30
39 201737004533-PatentCertificate10-05-2022.pdf 2022-05-10
40 201737004533-IntimationOfGrant10-05-2022.pdf 2022-05-10

Search Strategy

1 SearchStrategy_18-02-2020.pdf

ERegister / Renewals

3rd: 27 Jul 2022

From 14/08/2017 - To 14/08/2018

4th: 27 Jul 2022

From 14/08/2018 - To 14/08/2019

5th: 27 Jul 2022

From 14/08/2019 - To 14/08/2020

6th: 27 Jul 2022

From 14/08/2020 - To 14/08/2021

7th: 27 Jul 2022

From 14/08/2021 - To 14/08/2022

8th: 27 Jul 2022

From 14/08/2022 - To 14/08/2023

9th: 26 Jul 2023

From 14/08/2023 - To 14/08/2024

10th: 02 Aug 2024

From 14/08/2024 - To 14/08/2025

11th: 14 Aug 2025

From 14/08/2025 - To 14/08/2026