MEMORY ARCHITECTURE FOR INCREASED SPEED AND
REDUCED POWER CONSUMPTION
Field Of The Invention
This invention relates to an improved memory architecture that decreases bitline coupling to provide increased speed and reduced power consumption. The scheme is applicable to all types of memories using multiple wordlines.
Background Of The Invention
Memory architectures are continuously targeting higher operating speeds and increased densities. The increased densitites in turn impose additional requirements of reduced power dissipation. Several efforts have been made in addressing these requirements. One approach has been to introduce a stable voltage line, generally a power line, between adjacent bitlines so as to reduce the capacitive coupling between them thereby decreasing the capacitive loading resulting in increased speed and reduced power consumption. However, this technique increases the area required by each bitcell which conflicts with the requirement of increased bit densities.
US patent 6,160,730 describes a memory architecture that uses interlaced multiple wordlines and provides a local selection line which crosses the word select line and connects to only one of the word select lines. While this invention does reduce bitcell area it does not address the issue of reducing capacitance for increasing speed or reducing power consumption.
The object and summary of the invention
The object of this invention is to overcome the above drawbacks and provide a memory architecture that decreases bitline coupling for enabling increased speed and reduced power dissipation.

This invention provides an improved memory architecture providing decreased
* *
bitline coupling for increasing speed and reducing power consumption comprising:
multiple wordlines each selecting a group of bitcells, using an
interleaving arrangement for connecting adjacent bitcells to
different wordlines, coupled to
a multiplexing arrangement for sharing bitlines of adjacent bitcells.
The said interleaving arrangement is achieved by connecting select lines of adjacent bitcells to different word select lines.
The said multiplexing arrangement connects the bitline from each bitcell to a selected one of a plurality of sense/drive circuits based on the selected wordline.
Each bitcell includes an overlaid power line for decoupling adjacent bitcell lines in order to further reduce coupling capacitance.
Each bitcell connects to two complementary bitlines. Each bitcell connects to a single bitline.
The present invention further provides an improved Static Random Access Memory (SRAM) architecture providing decreased bitline coupling for increasing speed and reducing power consumption comprising:
multiple wordlines each selecting a group of bitcells, using an
interleaving arrangement for connecting adjacent bitcells to
different wordlines, coupled to
a multiplexing arrangement for sharing bitlines of adjacent bitcells.

The said interleaving arrangement is achieved by connecting select lines of
~4
adjacent bitcells to different word select lines.
The said multiplexing arrangement connects the bitline from each bitcell to a selected one of a plurality of sense/drive circuits based on the selected wordline.
Each bitcell includes an overlaid power line for decoupling adjacent bitcell lines in order to further reduce coupling capacitance.
Each bitcell connects to two complementary bitlines. Each bitcell connects to a single bitline.
The instant invention also provides a method for improving memory architecture for decreasing bitline coupling for increasing speed and reducing power consumption comprising:
multiple wordline each selecting a group of bitcells employing an
interleaving arrangement for connecting adjacent bitcells to
different wordlines, coupled to,
multiplexing arrangement for sharing bitlines of adjacent bitcells.
Said interleaving arrangement is achieved by connecting select lines of adjacent bitcells to different word select lines.
Said multiplexing arrangement connects the bitline from each bitcell to a selected one of a plurality of sense/ drive circuits based on the selected wordline.

Each bitcell includes an overlaid power line for decoupling adjacent bitcell lines
.*•
in order "to further reduce coupling capacitance. Each bitcell connects to two complementary bitlines. Each bitcell connects to a single bitline.
Brief Description Of The Drawings
This invention will now be described with the help of the following drawings:
Fig. 1 shows a conventional single wordline memory structure
Fig. 2 shows a conventional single wordline architecture with a power line introduced between adjacent bitlines for reducing capacitive coupling.
Fig. 3 shows the bitcell arrangement of a dualwordline memory structure having 2 bitlines per bitcell according to the present invention.
Fig. 4 shows the multiplexing arrangement of a dualwordline memory structure having 2 bitlines per bitcell according to the present invention.
Fig. 5 shows the bitcell arrangment of a dualwordline memory structure having 1 bitline per bitcell according to the present invention
Detailed Description Of The Drawings
Fig. 1 shows the bitcell arrangement for a single wordline bitcell according to the prior art. When the cells are accessed through the wordline the bitlines pair conveys the data and the complemenet of the data shared in the cells for a read

operation, or the data and the complement of the data to be stored in the cell in
' v
the case of a write operation. The shaded ares indentifies the area of high coupling between adjacent bitcells. This capacitance coupling increases power dissipation and delay time as the coupling capacitor is charged or discharded at each bitcell boundary on each access. For a case of "N" bitcells the number of bitlines is "2N" and the number of coupling capacitances to be charged or discharged is "N-l".
Fig. 2 shows the addition of a decoupling signal line or "trace" between adjacent bitlines from adjacent bitcells. The decoupling trace is connected to a stable D.C. voltage, usually a power supply voltage, and acts to "shield" one bitline from the other. While this "shield" reduces the bitline coupling it increases the average effective area per bitcell.
The modified bitcell architecture according to the instant invention is shown in Fig. 3 . The memory array is now organised as a dual wordline structure with adjacent bitcells connected to different word select lines. At the same time, the adjacent bilines of 2 adjacent bitcells have been merged to form a common bitline. This structure reduces the number of bitlines to only "N+l" bitcells for every "N" bitcells. There is also no region of coupling between adjacent bitcells. When wordline 1 is selected bitcell 1 and bitcell 3 are accessed for read or write, while bitcell 2 and bitcell 4 are disabled. Similarly, when wordline 2 is active bitcell 2 and bitcell 4 are accessed for Read or Write while bitcell 1 and bitcell 3 are deselected. The reduction of bitlines reduces the effective area per bitcell and also reduces the power consumption very significantly as the total capacitive charge/discharge currents is reduced. The addition of the "decoupling" line across each bitcell shields adjacent bitlines and further reduces power consumption. It will be apparent to an ordinary person in the art

that the arrangement can be easily extended to the case of multiple wordlines

where the number of wordlines is greater than 2.
A preferred implementation of multiplexing arrangement required for the sharing bitlines in the present invention is shown in Fig. 4. Switch pairs "A" & "B" connect each bitline to either one of 2 bitcell sense amplifiers/write drivers. The multiplexer channel selection is controlled by the two wordselect lines. When wordline 1 is active the bitline is connected through swich "A" to the first of the 2 sense amplifier /write drivers in the pair. Similarly, when wordline 2 is selected the same bitline is connected through switch "B" to the second sense amplifier/write driver in the pair.
Fig. 5 shows an arrangement wherein each bitcell outputs or receives data using only one bitline which is shared between adjacent bitcells. In this configuration there are only N/2 bitlines and N/2 sense amplifier/write drivers per "N" bitcells. Also only one switch is necessary for each bitcell pair resulting in a requirement of only "N/2" switches.

We Claim:
1. An improved memory architecture providing decreased bitline coupling
for increasing speed and reducing power consumption comprising:
multiple wordline each selecting a group of bitcells, using an interleaving arrangement for connecting adjacent bitcells to different wordlines, coupled to a multiplexing arrangement for sharing bitlines of adjacent bitcells.
2. An improved memory architecture as claimed in claim 1 wherien said
interleaving arrangement is achieved by connecting select lines of
adjacent bitcells to different word select lines.
3. An improved memory architecture as claimed in claim 1 wherein said
multiplexing arrangement connects the bitline from each bitcell to a
selected one of a plurality of sense / drive circuits based on the selected
wordline.
4. An improved memory architecture as claimed in claim 1 wherein each
bitcell includes an overlaid power line for decoupling adjacent bitcell
lines in order to further reduce coupling capacitance.
5. An improved memory architecture as claimed in claim 1 wherein each
bitcell connects to two complementary bitlines.
6. An improved multi-wordline memory architecture as claimed in claim 1
wherein each bitcell connects to a single bitline.
7. An improved Static Random Access Memory (SRAM) architecture
providing decreased bitline coupling for increasing speed and reducing
power consumption comprising:
multiple wordlines each selecting a group of bitcells, using an interleaving arrangement for connecting adjacent bitcells to different wordlines, coupled to a multiplexing arrangement for sharing bitlines of adjacent bitcells.
8. An improved SRAM architecture as claimed in claim 7 wherien said
interleaving arrangement is achieved by connecting select lines of
adjacent bitcells to different word select lines.
9. An improved SRAM architecture as claimed in claim 7 wherein said
multiplexing arrangement connects the bitline from each bitcell to a
selected one of a plurality of sense/drive circuits based on the selected
wordline.
10. An improved SRAM architecture as claimed in claim 7 wherein each
bitcell includes an overlaid power line for decoupling adjacent bitcell
lines in order to further reduce coupling capacitance.
11. An improved SRAM architecture as claimed in claim 7 wherein each
bitcell connects to two complementary bitlines.
12. An improved SRAM architecture as claimed in claim 7 wherein each
bitcell connects to a single bitline.
13. A method for improving memory architecture for decreasing bitline
coupling for increasing speed and reducing power consumption
comprising:
multiple wordlines each selecting a group of bitcells employing an interleaving arrangement for connecting adjacent bitcells to different wordlines, coupled to multiplexing arrangement for sharing bitlines of adjacent bitcells.
14. A method as claimed in claim 13 wherien said interleaving arrangement
is achieved by connecting select lines of adjacent bitcells to different
word select lines.
15. A method as claimed in claim 13 wherein said multiplexing arrangement
connects the bitline from each bitcell to a selected one of a plurality of
sense/ drive circuits based on the selected wordline.
16. A method as claimed in claim 13 wherein each bitcell includes an
overlaid power line for decoupling adjacent bitcell lines in order to
further reduce coupling capacitance.
17. A method as claimed in claim 13 wherein each bitcell connects to two
complementary bitlines.
18. A method as claimed in claim 13 wherein each bitcell connects to a
single bitline.
19. An improved memory architecture substantially as hereindescribed with
reference to the accompanying drawings.
20. An improved SRAM architecture substantially as hereindescribed with
reference to the accompanying drawings.
21. A method for improving memory architecture substantially as
hereindescribed with reference to the accompanying drawings.