Sign In to Follow Application
View All Documents & Correspondence

System And Method For Isolation, Impedance Matching And Buffering Of Composite Analog Signal

Abstract: The present disclosure relates to a system and method for isolation, impedance matching and buffering of composite analog signal. The device can be designed for conditioning of the incoming composite analog signals. The composite analog signal can contain radio detection and ranging (RADAR) signals, TV signals, etc. The signal can be conditioned with respect to source impedance and various voltage ranges as per the requirements. Further, a digital isolator can be provided along with an ESD/ transient protection means.

Get Free WhatsApp Updates!
Notices, Deadlines & Correspondence

Patent Information

Application #
Filing Date
29 March 2016
Publication Number
20/2016
Publication Type
INA
Invention Field
ELECTRONICS
Status
Email
docket@khuranaandkhurana.com
Parent Application

Applicants

Larsen & Toubro Limited
L&T House, Ballard Estate, P.O. Box No. 278, Mumbai – 400 001, Maharashtra, India.

Inventors

1. GHATGE, Vikas A
Q3, 3rd floor TC-II B wing, L&T Business Park Gate-5, Larsen and Toubro- Powai Campus, Saki Vihar Road, Mumbai – 400072, Maharashtra, India.
2. RANGASAMY, Prabakaran
Q3, 3rd floor TC-II B wing, L&T Business Park Gate-5, Larsen and Toubro- Powai Campus, Saki Vihar Road, Mumbai – 400072, Maharashtra, India.
3. GORWADKAR, Rahul
Q3, 3rd floor TC-II B wing, L&T Business Park Gate-5, Larsen and Toubro- Powai Campus, Saki Vihar Road, Mumbai – 400072, Maharashtra, India.

Specification

Claims:1. A device for isolation, impedance matching and buffering of a composite analog signal, said device comprising:
An ESD/ transient suppressor (104) configured to receive the composite analog signal and protect the composite analog signal from ESD/ transient and eliminate RFI/ EMI noise;
an impedance matching network (108) configured to match the composite analog signal with source impedance so as to receive maximized input signal;
a digital galvanic isolator (114) configured to isolate matched signals based on the maximized input signal; and
one or more operational amplifiers(116) configured to amplify the isolated signals.
2. The device of claim 1, wherein the impedance matching network (118) comprises an impedance matching circuit (112) using resistors of specific values to match the source impedance, and further comprises dip switch settings (110) to select different impedance and voltage ranges.
3. The device of claim 1, wherein the device comprises a plurality of buffers (118) that are configured to receive the amplified isolated signals and provide digital transistor-to-transistor logic (TTL) compatible isolated buffered outputs (120).
4. The device of claim 3, wherein a power supply (106) is configured to supply specific isolated voltage to the impedance matching network (108), to the digital galvanic isolator (114), to the operational amplifiers(116), and to the buffers (118).
5. The device of claim 1, wherein the composite analog signal is any or a combination of a video signal, radio signal, digital signal, or ranging signal.
6. The device of claim 1, wherein the impedance matching network (108) receives the composite analog signal from coaxial connectors.
7. A method for isolation, impedance matching and buffering of a composite analog signal, said method comprising the steps of:
receiving, at an ESD/ transient suppressor (104), the composite analog signal and protecting the composite analog signal from ESD/transient and eliminating RFI/ EMI noise;
matching, at an impedance matching network (108), the composite analog signal with source impedance so as to receive maximized input signal;
isolating, a digital galvanic isolator (114), matched signals based on the maximized input signal; and
amplifying, using one or more operational amplifiers(116),the isolated signals.
8. The method of claim 7, wherein the impedance matching network (118) comprises an impedance matching circuit (112) using resistors of specific values to match the source impedance, and further comprises dip switch settings (110) to select different impedance and voltage ranges.
9. The method of claim 7, wherein the device comprises a plurality of buffers (118) that are configured to receive the amplified isolated signals and provide digital transistor-to-transistor logic (TTL) compatible isolated buffered outputs (120).
10. The method of claim 7, wherein the impedance matching network (108) receives the composite analog signal from coaxial connectors. , Description:TECHNICAL FIELD
The present disclosure relates generally to the field of composite signals. In particular, it pertains to a system and method for isolation, impedance matching, and buffering of composite analog signal.

BACKGROUND
Background description includes information that may be useful in understanding the present invention. It is not an admission that any of the information provided herein is prior art or relevant to the presently claimed invention, or that any publication specifically or implicitly referenced is prior art.
Electromagnetic interferences (EMI)are undesirable electromagnetic emissions and /or electrical or electronic disturbances, which could be man-made or natural. It can result in an undesirable response, malfunction or degradation in the performance of electrical equipments. Radio frequency interference (RFI) is an undesirable electrical energy with content within the frequency range dedicated to radio frequency transmission. Switching power supplies, AC motors, microprocessors, etc., produce conducted RFI which is mostly found in the low frequency ranges, from kHz to 30MHz. TV antennas, on the other hand, produce radiated RFI in the 30MHz to 10GHz frequency range. EMI or RFI propagate through conduction over signal or power lines and through radiation in free space.
The electrostatic-discharge (ESD) protection provides a low-resistance shunt path to ground (GND) for unwanted voltage spikes using its dynamic resistance feature. There are established ways to calculate the effective dynamic resistance that protection devices, viz., polymeric ESD suppressors or silicon-diode arrays, exhibit during an ESD transient.
A transient voltage suppressor (TVS) is an array of devices that is designed to respond to sudden voltage overload conditions and protect electronic devices. The voltage spikes are present in the distribution networks as a result of internal or external events, viz., arcing, lightening, etc. A TVS device is widely used for the protection purpose as it can respond much faster than many other voltage overload protection devices.
Composite analog signal comprises analog signals (e.g., video signals) synced with digital signals (e.g., heading, bearing, trigger in case of radio detection and ranging (RADAR)).Normally the source impedance comes up with 50E, 75E, 120E.We should have device which should be more immune to noise and should be able to interface with source impedance (50E, 75E, 120E) as per user requirement. Also device should be capable of accepting composite analog signals with different voltage ranges such as 3-10V or 10-30V.Digital signals among composite analog signals should be isolated.
There is therefore a need for an improved device that is more immune to noise and is able to interface with source impedance (50E, 75E, 120E), is capable of accepting composite analog signals with different voltage ranges (3-10V or 10-30V), and is able to isolate digital signals from composite analog signals.
All publications herein are incorporated by reference to the same extent as if each individual publication or patent application were specifically and individually indicated to be incorporated by reference. Where a definition or use of a term in an incorporated reference is inconsistent or contrary to the definition of that term provided herein, the definition of that term provided herein applies and the definition of that term in the reference does not apply.
In some embodiments, the numbers expressing quantities of ingredients, properties such as concentration, reaction conditions, and so forth, used to describe and claim certain embodiments of the invention are to be understood as being modified in some instances by the term “about”. Accordingly, in some embodiments, the numerical parameters set forth in the written description and attached claims are approximations that can vary depending upon the desired properties sought to be obtained by a particular embodiment. In some embodiments, the numerical parameters should be construed in light of the number of reported significant digits and by applying ordinary rounding techniques. Notwithstanding that the numerical ranges and parameters setting forth the broad scope of some embodiments of the invention are approximations, the numerical values set forth in the specific examples are reported as precisely as practicable. The numerical values presented in some embodiments of the invention may contain certain errors necessarily resulting from the standard deviation found in their respective testing measurements.
As used in the description herein and throughout the claims that follow, the meaning of “a,” “an,” and “the” includes plural reference unless the context clearly dictates otherwise. Also, as used in the description herein, the meaning of “in” includes “in” and “on” unless the context clearly dictates otherwise.
The recitation of ranges of values herein is merely intended to serve as a shorthand method of referring individually to each separate value falling within the range. Unless otherwise indicated herein, each individual value is incorporated into the specification as if it were individually recited herein. All methods described herein can be performed in any suitable order unless otherwise indicated herein or otherwise clearly contradicted by context. The use of any and all examples, or exemplary language (e.g. “such as”) provided with respect to certain embodiments herein is intended merely to better illuminate the invention and does not pose a limitation on the scope of the invention otherwise claimed. No language in the specification should be construed as indicating any non-claimed element essential to the practice of the invention.
Groupings of alternative elements or embodiments of the invention disclosed herein are not to be construed as limitations. Each group member can be referred to and claimed individually or in any combination with other members of the group or other elements found herein. One or more members of a group can be included in, or deleted from, a group for reasons of convenience and/or patentability. When any such inclusion or deletion occurs, the specification is herein deemed to contain the group as modified thus fulfilling the written description of all Markush groups used in the appended claims.

OBJECTS OF THE INVENTION
A general object of the present disclosure is to provide a system and method for isolation, impedance matching, and buffering of composite analog signal.
Another object of the present disclosure is to provide an improved device that is immune to noise, is able to interface with source impedance (50E, 75E, 120E), is capable of accepting composite analog signals with different voltage ranges (3-10V or 10-30V), and is able to isolate digital signals from composite analog signals.

SUMMARY
Aspects of the present disclosure relate to a system and method for isolation, impedance matching, and buffering of composite analog signal. In an aspect, the device can be designed for conditioning of incoming composite analog signals. The composite analog signal can contain radio detection and ranging (RADAR) signals, TV signals, etc. The signal canbe conditioned with respect to source impedance and various voltage ranges as per requirements. Further, a digital isolation can be provided along with an ESD/transient protection.
In an aspect, the device can be divided into four major sections, viz., impedance matching network; digital galvanic isolation and ESD/transient suppression; analog signal conditioning, buffer and multiple outputs; and power supply section.
In an aspect, the impedance matching network can receive a composite analog signal from input coaxial connectors through ESD/ transient suppressor. The impedance matching network can match the input signals, viz., RADAR signals or any other composite analog signal to source impedance so as to receive maximized input signal. The impedance matching circuit of the impedance matching network can use resistors of specific values in order to match with the source impedance. The impedance (50E, 75E or 120E) to be selected can be decided as per voltage range (3-10V or 10-30V). In an aspect, dip switch settings of the impedance matching network can be provided to select the different impedances and voltage ranges.
In an aspect, transient voltage suppressor (TVS) diodes and surge capacitors can be used by the digital galvanic isolator and ESD/ transient suppression section to protect the signals from ESD/ transient, and eliminate RFI/ EMI noise using surge protection devices. In an embodiment, matched signals can be further isolated by the isolation circuit having specially designed digital galvanic isolators. The composite analog signal can include analog signals, viz., video signals synced with digital signals, viz., heading, bearing, trigger of RADAR equipment. No isolation is provided for the analog signals, viz., the video signals, i.e., only the digital signals are isolated from the composite signals.
In an aspect, analog signal conditioning, buffer & multiple outputs section can amplify the impedance matched analog signals before being buffered to a number of outputs. High-speed operational amplifiers can be used for amplification in signal conditioning. Operational amplifiers and buffers with better common mode rejection ratio and power supply rejection ratio can be selected so that overall signal to noise ratio can be improved. Multiple output buffer ICs can be selected to provide digital transistor-to-transistor logic (TTL) compatible outputs. In an embodiment, each composite signal can be buffered to four isolated buffered outputs by means of individual buffer IC.
In an aspect, the power supply section can have a configurable 24V input signal from switched mode power supply (SMPS) that can convert the input voltage to the different voltages as required. The power supply section can output±12V, 5V and 3.3V.The power supply output voltages can be isolated so that each section can be operated with an isolated supply voltage.
Various objects, features, aspects and advantages of the inventive subject matter will become more apparent from the following detailed description of preferred embodiments, along with the accompanying drawing figures in which like numerals represent like components.

BRIEF DESCRIPTION OF THE DRAWINGS
The accompanying drawings are included to provide a further understanding of the present disclosure, and are incorporated in and constitute a part of this specification. The drawings illustrate exemplary embodiments of the present disclosure and, together with the description, serve to explain the principles of the present disclosure.
FIG. 1 illustrates an exemplary block diagram of signal conditioning of composite analog signal device in accordance with embodiments of the present disclosure.
FIG. 2 illustrates an exemplary flow diagramin accordance with embodiments of the present disclosure.

DETAILED DESCRIPTION
The following is a detailed description of embodiments of the disclosure depicted in the accompanying drawings. The embodiments are in such detail as to clearly communicate the disclosure. However, the amount of detail offered is not intended to limit the anticipated variations of embodiments; on the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the present disclosure as defined by the appended claims.
Each of the appended claims defines a separate invention, which for infringement purposes is recognized as including equivalents to the various elements or limitations specified in the claims. Depending on the context, all references below to the "invention" may in some cases refer to certain specific embodiments only. In other cases it will be recognized that references to the "invention" will refer to subject matter recited in one or more, but not necessarily all, of the claims.
As used in the description herein and throughout the claims that follow, the meaning of “a,” “an,” and “the” includes plural reference unless the context clearly dictates otherwise. Also, as used in the description herein, the meaning of “in” includes “in” and “on” unless the context clearly dictates otherwise.
All methods described herein can be performed in any suitable order unless otherwise indicated herein or otherwise clearly contradicted by context. The use of any and all examples, or exemplary language (e.g., “such as”) provided with respect to certain embodiments herein is intended merely to better illuminate the invention and does not pose a limitation on the scope of the invention otherwise claimed. No language in the specification should be construed as indicating any non-claimed element essential to the practice of the invention.
Various terms as used herein. To the extent a term used in a claim is not defined, it should be given the broadest definition persons in the pertinent art have given that term as reflected in printed publications and issued patents at the time of filing.
Aspects of the present disclosure relate to a system and method for isolation, impedance matching, and buffering of composite analog signal. In an aspect, the device can be designed for conditioning of incoming composite analog signals. The composite analog signal can contain radio detection and ranging (RADAR) signals, TV signals, etc. The signal can be conditioned with respect to source impedance and various voltage ranges as per requirements. Further, a digital isolation can be provided along with an ESD/ transient protection.
In an aspect, the device can be divided into four major sections, viz., impedance matching network; digital galvanic isolation and ESD/transient suppression; analog signal conditioning, buffer and multiple outputs; and power supply section.
In an aspect, the impedance matching network can receive a composite analog signal from input coaxial connectors through ESD/ transient suppressor. The impedance matching network can match the input signals, viz., RADAR signals or any other composite analog signal to source impedance so as to receive maximized input signal. The impedance matching circuit of the impedance matching network can use resistors of specific values in order to match with the source impedance. The impedance (50E, 75E or 120E) to be selected can be decided as per voltage range (3 - 10V or 10 - 30V). In an aspect, dip switch settings of the impedance matching network can be provided to select the different impedances and voltage ranges.
In an aspect, transient voltage suppressor (TVS) diodes and surge capacitors can be used by the digital galvanic isolator and ESD/ transient suppression section to protect the signals from ESD/ transient, and eliminate RFI/ EMI noise using surge protection devices. In an embodiment, matched signals can be further isolated by the isolation circuit having specially designed digital galvanic isolators. The composite analog signal can include analog signals, viz., video signals synced with digital signals, viz., heading, bearing, trigger of RADAR equipment. No isolation is provided for the analog signals, viz., the video signals, i.e., only the digital signals are isolated from the composite signals.
In an aspect, analog signal conditioning, buffer & multiple outputs section can amplify the impedance matched analog signals before being buffered to a number of outputs. High-speed operational amplifiers can be used for amplification in signal conditioning. Operational amplifiers and buffers with better common mode rejection ratio and power supply rejection ratio can be selected so that overall signal to noise ratio can be improved. Multiple output buffer ICs can be selected to provide digital transistor-to-transistor logic (TTL) compatible outputs. In an embodiment, each composite signal can be buffered to four isolated buffered outputs by means of individual buffer IC.
In an aspect, the power supply section can have a configurable 24V input signal from switched mode power supply (SMPS) that can convert the input voltage to the different voltages as required. The power supply section can output ±12V, 5V and 3.3V. The power supply output voltages can be isolated so that each section can be operated with an isolated supply voltage.
FIG. 1 illustrates an exemplary block diagram 100 of signal conditioning of composite analog signal device in accordance with embodiments of the present disclosure. In an embodiment, the device 100 can be divided into four major sections, viz., impedance matching network 108; digital galvanic isolator114 and ESD/transient suppressor 104; analog signal conditioning, buffer and multiple outputs 120; and power supply section 106.
In an aspect, the impedance matching network 108 can receive composite analog signals (S1 to S4) from the input coaxial connectors 102 through the ESD/ transient suppressor 104. The impedance matching network 108 can match the input analog signals (S1 to S4), viz., composite analog signal containing RADAR signals, TV signals, etc., to the source impedance so as to receive maximized input signal. In an aspect, impedance matching circuit112 of the impedance matching network 108 can use resistors of specific values in order to match with the source impedance. The impedance (50E, 75E or 120E) to be selected can be decided as per the voltage range (3 - 10V or 10 - 30V). In another aspect, dip switch settings 110 of the impedance matching network 114 can be provided to select different impedances and voltage ranges.Details of the dip switch settings for impedance matching are specified in the table below.
Impedance Heading Signal Bearing Signal Trigger Signal Video Signal
50E
75E
120E Dip Switch 1-1
Dip Switch 1-2
Dip Switch 1-3 Dip Switch 2-1
Dip Switch 2-2
Dip Switch 2-3 Dip Switch 3-1
Dip Switch 3-2
Dip Switch 3-3 Dip Switch 4-1
Dip Switch 4-2
Dip Switch 4-3
In an embodiment, digital galvanic isolator 114 and ESD/transient suppressor 104section can provide protection from ESD/ transients and provide required isolations. The transient voltage suppressor (TVS) diodes and surge capacitors can be used by the digital galvanic isolator 114 and ESD/ transient suppression 104 to protect the signals from the ESD/ transient and eliminate the RFI/ EMI noise using surge protection devices. In an embodiment, the matched signals can be further isolated by the isolation circuit having especially designed digital galvanic isolators 114. The composite analog signals (S1 to S4) can include analog signals, viz., video signals synced with digital signals, viz., heading, bearing, trigger of RADAR equipment. No isolation is provided for the analog signals, viz., the video signals, i.e., only the digital signals are isolated from the composite signals.
In an aspect, analog signal conditioning, buffer & multiple outputs section can amplify the impedance matched analog signals before being buffered to a number of outputs. High speed operational amplifiers (116-1 to 116-4) can be used for amplification in signal conditioning. Operational amplifiers (116-1 to 116-4) and buffers (118-1 to 118-4) with better common mode rejection ratio and power supply rejection ratio can be selected so that the overall signal to noise ratio can be improved. Multiple output buffer ICs (118-1 to 118-4) can be selected to provide digital transistor-to-transistor logic (TTL) compatible outputs. In an embodiment, each composite signal (S1 to S4) can be buffered to four isolated outputs (120-1 to 120-4) by means of individual buffer ICs (118-1 to 118-4).
In an aspect, the power supply section can have a configurable 24V input signal from switched mode power supply (SMPS) that can convert the input voltage to the different voltages as required. The power supply 106 can output±12V, 5V & 3.3V. The power supply 106 output voltages can be isolated so that each section can be operated with an isolated supply voltage.
FIG. 2 illustrates an exemplary flow diagram 200in accordance with embodiments of the present disclosure. The ESD/ transient suppressor 104 can receive composite signals (S1 to S4) at step 202. The ESD/ transient suppressor 104 can protect the composite signals (S1 to S4) at step 204 from the ESD/ transient and eliminate the RFI/ EMI noise using surge protection devices. The impedance matching network 108 can match the composite signals (S1 to S4) to the source impedance so as to receive maximized input signal at step 206. The especially designed digital galvanic isolators 114 can isolate matched signals at the step 208. High speed operational amplifiers (116-1 to 116-4) can be used for amplification of matched signals at the step 210. Buffers (118-1 to 118-4) with better common mode rejection ratio and power supply rejection ratio can be selected so that the overall signal to noise ratio can be improved while buffering the amplified signals at step 212. Multiple output buffer ICs (118-1 to 118-4) can be selected to provide transistor-to-transistor logic (TTL) compatible isolated buffered outputsat the step 214.
While the foregoing describes various embodiments of the invention, other and further embodiments of the invention may be devised without departing from the basic scope thereof. The scope of the invention is determined by the claims that follow. The invention is not limited to the described embodiments, versions or examples, which are included to enable a person having ordinary skill in the art to make and use the invention when combined with information and knowledge available to the person having ordinary skill in the art.

ADVANTAGES OF THE INVENTION
The present disclosure provides a system and method for isolation, impedance matching, and buffering of composite analog signal.
The present disclosure provides an improved device that is immune to noise, is able to interface with source impedance (50E, 75E, 120E), is capable of accepting composite analog signals with different voltage ranges (3-10V or 10-30V), and is able to isolate digital signals from composite analog signals.

Documents

Application Documents

# Name Date
1 201621010877-AbandonedLetter.pdf 2019-11-28
1 Form 9 [29-03-2016(online)].pdf 2016-03-29
2 Form 5 [29-03-2016(online)].pdf 2016-03-29
2 201621010877-FER.pdf 2019-03-11
3 Form 3 [29-03-2016(online)].pdf 2016-03-29
4 Form 18 [29-03-2016(online)].pdf 2016-03-29
4 201621010877-Form 1-260916.pdf 2018-08-11
5 201621010877-Power of Attorney-260916.pdf 2018-08-11
5 Drawing [29-03-2016(online)].pdf 2016-03-29
6 Description(Complete) [29-03-2016(online)].pdf 2016-03-29
7 Other Patent Document [22-09-2016(online)].pdf 2016-09-22
8 ABSTRACT1.jpg 2018-08-11
9 201621010877-Power of Attorney-260916.pdf 2018-08-11
9 Drawing [29-03-2016(online)].pdf 2016-03-29
10 201621010877-Form 1-260916.pdf 2018-08-11
11 201621010877-Correspondence-260916.pdf 2018-08-11
12 201621010877-FER.pdf 2019-03-11
13 201621010877-AbandonedLetter.pdf 2019-11-28

Search Strategy

1 searchqueryfor201621010877_21-12-2018.pdf
2 searchqueryandstrategyfor201621010877_21-12-2018.pdf