Disclosed herein is a computing device (1000) comprising a processor (100) coupled with a static random-access memory (SRAM) device (200). The SRAM device comprises fourteen-transistor based memory/bit cells (210). Each 14T SRAM bit cell (210) comprises four (first, second, third and fourth) inverters (1, 2, 3, 4) c...